@booklet {shye2005analysis,
	title = {Analysis of Path Profiling Information Generated With Performance Monitoring Hardware},
	journal = {Workshop on Interaction between Compilers and Computer Architectures (INTERACT)},
	year = {2005},
	pages = {34{\textendash}43},
	publisher = {IEEE},
	abstract = {
	Even with the breakthroughs in semiconductor technology that will enable billion transistor designs, hardwarebased architecture paradigms alone cannot substantially improve processor performance. The challenge in realizing the full potential of these future machines is to find ways to adapt program behavior to application needs and processor resources. As such, run-time optimization will have a distinct role in future high performance systems. However, as these systems are dependent on accurate, fine-grain profile information, traditional approaches to collecting profiles at run-time result in significant slowdowns during program execution.



	A novel approach to low-overhead profiling is to exploit hardware Performance Monitoring Units (PMUs) present in modern microprocessors. The Itanium-2 PMU can periodically sample the last few taken branches in an executing program and this information can be used to recreate partial paths of execution. With compiler-aided analysis, the partial paths can be correlated into full paths. As statistically hot paths are most likely to occur in PMU samples, even infrequent sampling can accurately identify these paths. While traditional path profiling techniques carry a high overhead, a PMU-based path profiler represents an effective lightweight profiling alternative. This paper characterizes the PMU-based path information and demonstrates the construction of such a PMU-based path profiler for a run-time system.

},
	url = {https://doi.org/10.1109/INTERACT.2005.3},
	author = {Shye, Alex and Iyer, Matthew and Moseley, Tipp and Hodgdon, David and Fay, Dan and Reddi, Vijay Janapa and Connor, DA}
}
